

Revision History					
Date	ECO#	Description	Sheet	Initiater	Approval
	0.1	Capture the full schematic	1 to 13	Actel	
	0.2			Actel	
	0.3			Actel	
	0.4			Actel	
	0.5			Actel	
	0.6			Actel	
	0.7			Actel	
	0.8			Actel	
	0.9			Actel	
	1.1			Actel	
	1.2			Actel	
	1.3			Actel	
	1.4			Actel	
	1.5			Actel	
	1.6			Actel	
	1.7			Actel	




## AFS System Supervisor Board

**SCHEMATIC DIAGRAM NOTES**  
 1. UNLESS STATED OTHERWISE:  
 A. ALL RESISTOR ARE IN OHMS, 5% TOLERANCE.  
 B. ALL CAPACITORS ARE IN MICROFARADS, 10% TOLERANCE.

**BOARD INFORMATION**  
 PCB FAB.:REV.0X PCB ASSEMBLY:REV.0X


Title			AFS System Supervisor Board		
Size	Document Number	Rev			
C	<Doc>	A			
Date	Wednesday, September 13, 2006	Sheet	1	of	19

Analog and Digital GND




1.5V @ 2A (Max)

One shot pulse generator for RESET  
Depopulate after prototype checks




1.5V Pwr LED





1.5V-REG PASS TRANSISTOR CIRCUIT

Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	SK Power Supply	A
Date: Wednesday, September 13, 2006 Sheet 2 of 19		







Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	Smart Battery Operation	A
Date:	Wednesday, September 13, 2006	Sheet 3 of 19




Title		
M7AFS System Manager Board		
Size	Document Number	Rev
A	Clocks	A
Date:	Wednesday, September 13, 2006	Sheet 4 of 19

SSRAM 512K/1M \* 16  
 816018 - 1M  
 88018 - 512k

SSRAM 512K/1M \*  
 16  
 816018 - 1M  
 88018 - 512k





# 10/100 Ethernet PORT




AN_EN	AN1	AN0	Forced Mode
0	0	0	10BASE-T, Half-Duplex
0	0	1	10BASE-T, Full-Duplex
0	1	0	10BASE-TX, Half-Duplex
0	1	1	10BASE-TX, Full-Duplex
AN_EN	AN1	AN0	Advertised Mode
1	0	0	10BASE-T, Half/Full-Duplex
1	0	1	10BASE-T, Half/Full-Duplex
1	1	0	10BASE-TX, Half-Duplex
1	1	1	10BASE-TX, Half/Full-Duplex
1	1	1	10BASE-TX, Half-Duplex
1	1	1	10BASE-TX, Full-Duplex




# RS485 2 WIRE System Transceiver




# RS-232 TRANSCEIVER



# I2C/SMBUS




No support for PCI-X



These Pins go to the A3P Device

Pull Up Resistor Configuration




A	B	C	PCIX Capability	Std PCI Capability
empty	0 ohm resistor	0 ohm resistor	Not capable	33 MHz
empty	0 ohm resistor	0.01uF capacitor	Not capable	66 MHz
10k ohm resistor	0.01uF capacitor	0 ohm resistor	PCI-X 66 MHz	33 MHz
10k ohm resistor	0.01uF capacitor	0.01uF capacitor	PCI-X 66 MHz	66 MHz
empty	0.01uF capacitor	0 ohm resistor	PCI-X 133 MHz	33 MHz
empty	0.01uF capacitor	0.01uF capacitor	PCI-X 133 MHz	66 MHz

Default: No Resistor  
No need for PCIA to select mode  
It is default configured for 66MHz Standard PCI


Default: A = empty, B = 0.01uF, C = 0.01uF for PCI-X 133MHz and Std PCI 66MHz support  
Layout: Place M66EN and PCIXCAP resistors and capacitors within 0.25" of the associated pin.

# PCI SLOT 2



## Boundary Scan Chain




Bypass Jtag if needed





No support for PCI-X



### Pull Up Resistor Configuration



These pins go to A3P Device



A	B	C	PCI-X Capability	Std PCI Capability
empty	0 ohm resistor	0 ohm resistor	Not capable	33 MHz
empty	0 ohm resistor	0.01uF capacitor	Not capable	66 MHz
10k ohm resistor	0.01uF capacitor	0 ohm resistor	PCI-X 66 MHz	33 MHz
10k ohm resistor	0.01uF capacitor	0.01uF capacitor	PCI-X 66 MHz	66 MHz
empty	0.01uF capacitor	0 ohm resistor	PCI-X 133 MHz	33 MHz
empty	0.01uF capacitor	0.01uF capacitor	PCI-X 133 MHz	66 MHz



Default: No Resistor  
No need for FPGA to select mode  
It is defaultly configured for 66MHz Standard PCI

Default: A = empty, B = 0.01uF, C = 0.01uF for PCI-X 133MHz and Std PCI 66MHz support  
Layout: Place M66EN and PCI\_XCAP resistors and capacitors within 0.25" of the associated pin.






Title			M7AFS System Manager Board
Size	Document Number	Rev	
C	PCI Connector 2	A	
Date	Wednesday, September 13, 2006	Sheet	8 of 19




### ARM REAL VIEW DEBUGGER



### SANTA CRUZ HEADER




### LEGACY CONNECTOR






### IO SHARING




Title		
M7AFS System Manager Board		
Size	Document Number	Rev
C	Connectors for ARM, Santa Cruz, Legacy	A
Date:	Wednesday, September 13, 2006	Sheet 9 of 19



PLACE JUMPER BY DEFAULT




TMS,TCK,TRST generated from AFS





Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	JTAG ISP Programming	A
Date:	Wednesday, September 13, 2006	Sheet 10 of 19

# PSUSUPPLY




**Power Connector to attach other Daughter Cards**

# DIG BRICK SUPPLY







# EXT BOARD SUPPLY

Title M7AFS System Manager Board		
Size B	Document Number PSU_DIG_EXT_SUPPLY	Rev A
Date: Wednesday, September 13, 2006	Sheet 11	of 19




IOs driving TRICOLOR LED



The Resistor should be a socketed

Title		
M7AFS System Manager Board		
Size B	Document Number	Rev A
	TRILED, Heater Assy, Fan Assy	
Date:	Wednesday, September 13, 2006	Sheet 12 of 19



**LCD MODULE INTERFACE CIRCUIT**

**POTENTIOMETER**

**NEAR REGULATORS**

**NEAR FAN ASSY**

**NEAR LCD**





**TEMPERATURE DIODE**

**NEAR EXPOSED COPPER PAD**

Placed between the two PCI Slots



Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	LCD Disply, Potentiometer, Temp Diodes	A
Date:	Wednesday, September 13, 2006	Sheet 13 of 19






**Key Pad Switch Placement  
 Please add appropriate  
 silkscreen indicating  
 the arrows**

Title M7AFS System Manager Board		
Size B	Document Number Keypad and Leds	Rev A
Date: Wednesday, September 13, 2006	Sheet 15	of 19



Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	Current Monitoring, DipSwitch	A
Date: Wednesday, September 13, 2006		
Sheet 16 of 19		







Sending TCK to J9. Will bring out TCK from K8. Using A3P as a Buffering device to send TCK to PCI Slots.

Sending TMS to L8 and L9. Will bring out TMS from L7. Using A3P as a Buffering device to send TMS to PCI Slots.





Sending TRST to L12 and K12. Will bring out TRST from K11. Using A3P as a Buffering device to send TRST to PCI Slots.

TDO J10 is sent to J11 for buffering. TDO will come out from J12. This is the actual TDO after Buffering.




Title		
M7AFS System Manager Board		
Size	Document Number	Rev
C	A3P250FG144 IO Extender FPGA	A
Date	Wednesday, September 13, 2006	Sheet 17 of 19

512kx16 Flash- M29W800DT  
 1Mx16 Flash - M29W160ET



Title		
M7AFS System Manager Board		
Size	Document Number	Rev
B	FLASH Memory	A
Date:	Wednesday, September 13, 2006	Sheet 18 of 19

**PROTOTYPING AREA**



The dimensions are approx.....does not exactly have to be 1.5" for eg..but somewhere around the vicinity

A3P Signals -> PR\_A3P\_IO[0:23]

Title		
M7AFS System Manager Board		
Size	Document Number	Rev
C	Prototype Area	A
Date	Wednesday, September 13, 2006	Sheet 19 of 19